

REMARKS

Claims 1-7 are presented for examination without amendments. The applicants respectfully submit that no new matter has been added. It is believed that this Amendment is fully responsive to the Office Action dated **February 9, 2007**.

The applicants are grateful to the Examiner for the telephone interview of May 11, 2007. During that interview, the applicants argued that unlike the cited references, in the present invention, the two groups of chips are oppositely positioned in a staggered relation with each other in an opening formed in the frame. The applicants pointed out that **Kweon** fails to disclose this since the light guide plate (23), which is inserted into the holder (24), separates the LCDs (27, 28) so that the two groups of chips cannot be in contact with each other through an opening to be positioned in a staggered relationship.

According to the Examiner's interpretation of Fig. 3 of **Kweon** provided during the interview, due to the mounting holes in the PCB (25) seemingly matching up to the mounting holes in the LCD (27), the Examiner is convinced that the light guide plate (23) and the holder (24) fit under the portion of the LCD (27) having the mounting holes and the chips. In this way, the Examiner maintained that the chips on the LCD (27) fit through the window in the PCB (25) and are in contact with the chips on the LCD (28). That is, because the light guide plate (23) and the holder (24) fit under the portion of the LCD (27) having the mounting holes, the light guide plate does not separate the LCDs (27, 28), and the chips do meet in the opening of the PCB (25) in a meshed relationship. (JP 59-78654 supplies the missing element of staggered relationship of the chips.)

The applicants respectfully disagree with the Examiner's interpretation of how items 27, 28, 23, 24, and 26 of **Kweon** fit in relation to each other and, therefore, maintain that Fig. 3 of **Kweon** does not teach or suggest the present invention as defined by the claims as they are currently written. Specifically, the applicants disagree that the light guide plate (23) and the holder (24) fit under the portion of the LCD (27), and instead maintain that they fit on top of the LCD (27) including the portion with the chips and, therefore, the chips on the LCD (27) are separated from and do not come in to contact with the chips on the LCD (28).

In addition, the applicants maintain that **Kweon** fails to teach or suggest two groups of chips being positioned in a staggered relation with each other in an opening formed in the frame. Assuming, arguendo, that the Examiner's interpretation of Fig. 3 is correct, which the applicants dispute, even if Fig. 3 of **Kweon** shows that the chips on the LCD (27) fit through the window in the PCB (25) and are in contact with the chips on the LCD (28), the chips on the LCD (27) and the chips on the LCD (28) could not be positioned in a staggered relation with each other in the window in the PCB (25) because the PCB (25) is extremely thin. That is, the chips may fit through the window of the very thin PCB (25), but the staggered relation would mostly occur outside the window of the very thin PCB (25). Therefore, even applying the Examiner's interpretation does not show that **Kweon** discloses the present invention wherein two groups of oppositely arranged chips meet through an opening formed in a frame, and are positioned in a staggered relation to each other in an opening formed in a frame, not outside the opening formed in a frame.

Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kweon, et al. (U.S. Patent No. 6,925,313 hereafter, Kweon) in view of the cited prior art document JP 59-78654, hereafter document 59-78654.

Kweon is cited for the disclosure of a foldable electronics device comprising a main body, a closure, a main display, a subdisplay, a frame, a chip mount area extending from the main display, and a chip mount area extending from the subdisplay. **JP 59-78654** is cited for the disclosure of groups of chips being arranged in a staggered relationship.

In light of the foregoing discussion, the applicants maintain that the combined disclosure of the cited references fails to teach or suggest the present invention because neither **Kweon** nor **JP 59-78654** disclose an opening formed in a frame thick enough so that the oppositely positioned groups of chips are in a staggered relation to each other in the opening of the frame. The PCB (25) is extremely thin and, therefore, fails to provide a thick enough opening wherein groups of chips can be positioned in a staggered relation in the opening formed in the PCB. In contrast, Figs. 5, 7, and 8 of the present invention describe a first opening (61) and second opening (62) wherein the thickness of the walls of the openings correspond to a height of the chips (43, 44, 53, 54) so that the chips can be oppositely positioned in a staggered relation to each other and neatly contained in the openings (61, 62) formed in a frame. See Fig. 8.

For the reasons discussed above, the applicants respectfully request that the Examiner reconsider and withdraw this rejection.

U.S. Patent Application Serial No. **10/646,922**
Amendment filed June 11, 2007
Reply to OA dated February 9, 2007

In view of the aforementioned amendments and accompanying remarks, claims 1-7 are in condition for allowance and the applicants request an action at an early date.

If, for any reason, it is felt that this application is not now in condition for allowance, the Examiner is requested to contact the applicants undersigned attorney at the telephone number indicated below to arrange for an interview to expedite the disposition of this case.

In the event that this paper is not timely filed, the applicants respectfully petition for an appropriate extension of time. Please charge any fees for such an extension of time and any other fees which may be due with respect to this paper, to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, KRATZ, QUINTOS,
HANSON & BROOKS, LLP

/James E. Armstrong, III/
James E. Armstrong, III
Attorney for Applicant
Reg. No. 18,366

JEA/dw
Atty. Docket No. **031057**
Suite 1000
1725 K Street, N.W.
Washington, D.C. 20006
(202) 659-2930

23850
PATENT TRADEMARK OFFICE